[metaslider id=7350]

[fullwidth]
[one_half last=”no” class=”” id=””]Description

The CF1118 is a ludicrously low additive jitter 1:8 CMOS clock fanout and divider. It is capable of receiving CMOS, LVPECL, LVDS, CML and HCSL input levels, CMOS output logic level translation and programmable frequency division. The CF1118 is programmed through external control pins and is enclosed in a 3mm x 3mm MLP package.

Recommended for new designs [/one_half] [one_half last=”yes” class=”” id=””]Block Diagram

[/one_half]
[one_third last=”no” class=”” id=””]
  • • 200MHz maximum output frequency
  • • Sub 40fs additive jitter
[/one_third] [one_third last=”no” class=”” id=””]
  • • Programmable output divider
  • • 1, 2, 4, 8, 16, 32 divide ratios
[/one_third] [one_third last=”yes” class=”” id=””]
  • • 2.5 – 3.3V analog supply
  • • Extended Temp Range: -55°C to 125°C
[/one_third]
[one_third last=”no” class=”” id=””]
 Datasheet Brief – coming soon

 

[/one_third] [one_third last=”no” class=”” id=””]
  • • General purpose clock distribution
  • • Low jitter clock trees
  • • Logic translation & signal restoration
  • • Wired & Wireless communications
  • • Microprocessor clock distribution
[/one_third] [one_third last=”yes” class=”” id=””] [/one_third]

Order Numbers

Part NumberPinsDimensionsTypeReel Quantity
CF1118LR1163mm x 3mmQFN1000
[/fullwidth]