Description
The CF1218 is a ludicrously low additive jitter 1:8 LVPECL clock fanout and divider. It is capable of receiving CMOS, LVPECL, LVDS, CML and HCSL input levels, LVPECL output logic level translation and programmable frequency division. The CF1218 is programmed through external control pins and is enclosed in a 4mm x 4mm MLP package.
Recommended for new designsBlock Diagram
- • 1000MHz maximum output frequency
- • Sub 40fs additive jitter
- • Programmable output divider
- • 1, 2, 4, 8, 16, 32 divide ratios
- • 2.5 – 3.3V analog supply
- • Extended Temp Range: -55°C to 125°C
Datasheet Brief – coming soon
- • General purpose clock distribution
- • Low jitter clock trees
- • Logic translation & signal restoration
- • Wired & Wireless communications
- • Microprocessor clock distribution
Order Numbers
| Part Number | Pins | Dimensions | Type | Reel Quantity |
|---|---|---|---|---|
| CF1218xR1 | 32 | 4mm x 4mm | QFN | 1000 |